General Description

The KSM1 core implements Kasumi encryption in compliance with the ETSI SAGE specification. It processes 64-bit blocks using 128-bit key.

Basic core is very small (5,500 gates). Enhanced versions are available that support various cipher modes (ECB, CBC, OFB, CFB, CTR).

The design is fully synchronous and available in both source and netlist form. Test bench includes the Kasumi test vectors.

KSM1 core is supplied as portable Verilog (VHDL version available) thus allowing customers to carry out an internal code review to ensure its security.

Base Core Features

Encryption using the Kasumi Block Cipher Algorithm

Since all practical uses of Kasumi utilize only the encryption operation, decryption is not part of the core.

High throughput: up to 3 Gbps in 65 nm process

Small size: from 5.5K ASIC gates, 289 Xilinx slices, 617 Altera ALUTs

Satisfies ETSI SAGE Kasumi specification and 3GPP TS 35.202

Processes 64-bit data blocks

Use 128-bit key

Completely self-contained: does not require external memory

Available as fully functional and synthesizable Verilog, or as a netlist for popular programmable devices and ASIC libraries

Deliverables include test benches

Applications

- Secure mobile phone communications
- 3GPP UMTS algorithms f8 and f9
- A5/3 implementation
## Pin Description

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>Core clock signal</td>
</tr>
<tr>
<td>RESET</td>
<td>Input</td>
<td>Core reset signal</td>
</tr>
<tr>
<td>CEN</td>
<td>Input</td>
<td>Synchronous enable signal. When LOW the core ignores all its inputs and all its outputs must be ignored.</td>
</tr>
<tr>
<td>START</td>
<td>Input</td>
<td>When goes HIGH, a cryptographic operation is started</td>
</tr>
<tr>
<td>READY</td>
<td>Output</td>
<td>Output data ready and valid</td>
</tr>
<tr>
<td>KEY[127:0]</td>
<td>Input</td>
<td>Encryption Key</td>
</tr>
<tr>
<td>D[63:0]</td>
<td>Input</td>
<td>Input Plain or Cipher Text Data</td>
</tr>
<tr>
<td>Q[63:0]</td>
<td>Output</td>
<td>Output Cipher or Plain Text Data</td>
</tr>
</tbody>
</table>

## Function Description

A Kasumi encryption operation transforms a 64-bit data block into a block of the same size. The encryption key size is 128 bits. The block performs Kasumi encryption as defined by ETSI SAGE and 3GPP TS 35.202 version 7.
Operation

A rising input on the START port triggers the beginning of a cryptographic operation on the data D, using the KEY as key. The core then starts to process the state according to the Kasumi algorithm.

When all the rounds are completed, the READY signal is raised and the encrypted data is available on the output.

It is possible to start a new cryptographic operation as soon as the data from the previous one is output. A cryptographic operation can be aborted at any time by lowering the START signal for at least one clock cycle.

The core is fully pipelined. Loading of the new plain/cipher text data and key can be combined with outputting cipher/plain text data from the previous operation.

New key can be used for each cryptographic operation. The absence of gaps allows sustaining the throughput of 8 bits per clock.
Implementation Details

Representative synthesis results are shown below.

<table>
<thead>
<tr>
<th>Technology</th>
<th>Max Frequency</th>
<th>Area</th>
<th>Kasumi Throughput</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSMC 65 nm G+</td>
<td>168 MHz</td>
<td>5,448 gates</td>
<td>1.3 Gbps</td>
</tr>
<tr>
<td>TSMC 65 nm G+</td>
<td>365 MHz</td>
<td>7,675 gates</td>
<td>2.9 Gbps</td>
</tr>
<tr>
<td>Xilinx Virtex 5</td>
<td>100 MHz</td>
<td>289 slices</td>
<td>800 Mbps</td>
</tr>
<tr>
<td>Altera Stratix 3</td>
<td>120 MHz</td>
<td>617 ALUT</td>
<td>960 Mbps</td>
</tr>
</tbody>
</table>

Export Permits

See the IP Cores, Inc. licensing basics page, [http://ipcores.com/export_licensing.htm](http://ipcores.com/export_licensing.htm), for links to US government sites and more details.

Deliverables

**HDL Source Licenses**
- Synthesizable Verilog RTL source code
- Testbench (self-checking)
- Test vectors
- Expected results
- User Documentation

**Netlist Licenses**
- Post-synthesis EDIF
- Testbench (self-checking)
- Test vectors
- Expected results

Contact Information

IP Cores, Inc.
3731 Middlefield Rd.
Palo Alto, CA 94303, USA
Phone: +1 (650) 814-0205
E-mail: info@ipcores.com
www.ipcores.com